| CODE | CCE1012 | |||||||||
| TITLE | Computer Logic and Organisation | |||||||||
| UM LEVEL | 01 - Year 1 in Modular Undergraduate Course | |||||||||
| MQF LEVEL | 5 | |||||||||
| ECTS CREDITS | 6 | |||||||||
| DEPARTMENT | Communications and Computer Engineering | |||||||||
| DESCRIPTION | This study-unit introduces basic computer systems, their interaction and associated digital systems building blocks making up a processor. Syllabus: • Computer Systems     o Computer components     o Computer function     o Interconnection structures     o Bus Interconnection     o Data transfer types. • Basic computer and CPU organisation     o Introduction to the components making up a processor: internal registers, ALU, internal bus, multiplexers and decoders; memory and input/output. • Memory     o Internal and external memory     o Cache • Computer peripherals     o The concept of Input-Output to slow speed peripherals     o Serial and Parallel access • Computer Logic     o Boolean logic and functions for use in combinational logic circuits     o Design and implementation using minimisation techniques     o Registers. • Computer Arithmetic     o Addition and subtraction including number representation, fixed and floating point standards, valid range and error checking. • Computer arithmetic structures     o Serial and parallel full-adder.     o The Arithmetic Logic Unit design using a parallel full adder. Main Text: • William Stallings, Computer Organization and Architecture, Prentice Hall Supplementary Reading: • Morris Mano M. Computer System Architecture, 3rd edition, Prentice Hall. • Hamacher. V.C. et al., Computer Organization, 4th edition McGraw Hill. • Lewin D. Protheroe Design of Logic Systems, 2nd edition, Chapman Hall. |
|||||||||
| STUDY-UNIT TYPE | Lecture and Tutorial | |||||||||
| METHOD OF ASSESSMENT |
|
|||||||||
| LECTURER/S | Brian Cauchi |
|||||||||
|
The University makes every effort to ensure that the published Courses Plans, Programmes of Study and Study-Unit information are complete and up-to-date at the time of publication. The University reserves the right to make changes in case errors are detected after publication.
The availability of optional units may be subject to timetabling constraints. Units not attracting a sufficient number of registrations may be withdrawn without notice. It should be noted that all the information in the description above applies to study-units available during the academic year 2025/6. It may be subject to change in subsequent years. |
||||||||||