

AM SYLLABUS (2020)

COMPUTING

AM 07

SYLLABUS

Computing AM07 Syllabus	(Available in September) Paper I(3 hrs) + Paper II(3 hrs) + Paper III(Practical tasks)
------------------------------------	-------------------------------------------------------------------------------------------

1. INTRODUCTION

This MATSEC Advanced-level Computing Syllabus has been prepared and compiled in line with previous syllabi, latest computing and computing-related developments and space for future syllabi to add and enhance the contents. In line with the objectives clearly set in the previous version of this syllabus, the programming language that is to be used throughout this syllabus is to be "Java". This programming language will be used in every aspect of this syllabus wherever the use of a programming language is required.

It is also stressed that all theoretical treatment of topics should be adequately accompanied by practical (real-world) examples whenever and wherever applicable.

Candidates are expected to gain the most benefit from this subject having completed their SEC level Computing.

This syllabus is ideal for those candidates who wish to deepen their understanding of various aspects of Computing possibly with an eye to pursuing studies at undergraduate level.

This document is organised as follows: The next section (2) briefly outlines the contents of the examination itself while Syllabus details are described in detail in Section 3. Finally, detailed information about the coursework is expanded in Section 5.

2. EXAMINATION

The examination shall consist of three parts. All parts shall be set by the MATSEC Board, namely, two written papers each of three hours duration and a set of practical exercises subdivided into three sessions as described further down in this section. The overall grade will be based on an overall aggregate score, as indicated by the percentages of the various assessable components of this examination. Furthermore, candidates can qualify for grades "A" to "C" if they obtain:

- I. the overall minimum pass-mark as specified by the MATSEC Board;
- II. a pass mark of 40% or more as stipulated in Paper III.

Paper I (100 marks) shall consist of twenty short compulsory questions in all. These questions will require short and to the point answers each worth 5 marks. Paper I carries 40% of the final (total) examination score. This paper is expected to exercise all or most of the fundamental concepts relating to the subject of Computing at Advanced level.

Paper II (100 marks) shall consist of eight long questions of which candidates are expected to answer five. Each question carries 20 marks and candidates are expected to understand precisely what is being asked and demonstrate understanding by answering in some depth. Paper II carries 30% of the final (total) examination score.

Paper III (100 marks) is a set of practical programming tasks. The set of tasks will be held over a period of two years. The first two tasks of duration 2 hours each will take place in the first year and the third task of duration 3 hours will be held in the second year of studies. The actual dates and times of these tasks are fixed by the MATSEC Board. The first two tasks will each carry a value of 30 marks. The third task will have a value of 40 marks. Paper III carries 30% of the final (total) examination score. The time allocated to the various practical tasks must include the effort required to carry out the

tasks and adequate time for the candidates to think and reason about the proposed solution(s). In case of re-sits, candidates will be allowed to re-sit all three tasks within one year.

In the case of school candidates, the Practical Tasks component (a total of three tasks in sequence) will be continuously, i.e. as a sequence of three tasks, assessed by the class tutor. This component will be marked by the class tutor and should be kept under strict confidential cover. In the case of private candidates, the MATSEC Board will be responsible for the assessment of this practical tasks component.

Schools need to have the necessary equipment and software for the administration of the tasks, namely, a computer network set-up with printing facilities accommodating a separate station for each candidate. Each station should have appropriate BlueJ software installed and also incorporate a means of writing the candidate's work to a CD. Each station should not be connected to the Internet. A lab technician should be present during each test. Teachers should not be available during the test. An invigilator will be sent to supervise the practical test session at every school.

Note regarding use of calculators: Calculators may NOT be used in any part of this examination.

Note regarding this syllabus: The italic text in this syllabus is mainly intended as guidance to paper-setters and examiners as to the actual scope, depth and detail that is expected from the various topics, when and where applicable.

3. SYLLABUS


Module 1: Digital Logic

Objectives

Candidates should be able to:

- Understand the basics behind binary logic.
- Make use, understand and draw truth tables for logic expressions.
- Draw logic circuits from Boolean expressions.
- Apply fundamental Boolean algebra rules and/or Karnaugh maps to simplify simple Boolean expressions.
- Understand the use of basic logic theorems to build practical and fundamental logic circuitry.
- Implement a logic circuit using only NAND or NOR gates.

Subject Content	Candidates should:
<i>Binary</i>	<p>Understand that computers use binary to represent data and instructions.</p> <p>Understand how computers represent and manipulate numbers as:</p> <ol style="list-style-type: none"> 1. unsigned integers; 2. signed integers (sign & magnitude, Two's complement); 3. range of numbers using sign & magnitude, two's complement; 4. binary coded decimal (BCD). <p><i>Candidates cannot be asked to perform a representation with numbers exceeding 8 bits.</i></p> <p>Be able to perform binary arithmetic as:</p> <ol style="list-style-type: none"> 1. addition and subtraction, excluding using sign and magnitude; 2. understand the concept of overflow and underflow. <p>Be able to convert between binary and denary whole numbers and vice versa.</p> <p>Understand why hexadecimal notation is used and be able to convert between hexadecimal and binary and vice-versa.</p> <p>Understand the difference between fixed-point and floating-point representation using only 2's complement notation using:</p> <ol style="list-style-type: none"> 1. signed fractional fixed-point representation; 2. signed floating-point representation; 3. the range of fixed-point and floating-point format representation; 4. normalisation of floating-point numbers. <p><i>Questions involving floating-point numbers should NOT exceed 8 bits for the mantissa and 4 bits for the exponent.</i></p> <p><i>Candidates can be asked to perform normalisation of floating-point positive or negative numbers.</i></p>

	<p>Understand the use of code to represent a character set (ASCII, EBCDIC and UNICODE).</p>
<p><i>Data Storage</i></p>	<p>Understand and be able to convert between the terms bit, nibble, byte, kilobyte (KB), megabyte (MB), gigabyte (GB) and terabyte (TB).</p>
<p><i>Logic gates</i></p>	<p>Understand and define the functions of NOT, AND, OR, NAND, NOR, XOR and XNOR gates, including the binary output produced from all the possible binary inputs (all gates, except the NOT gate, will have 2 or more inputs)</p> <p>Draw truth tables and recognise a logic gate from its truth table.</p> <p>Recognise and use the following standard symbols used to represent logic gates:</p> <div style="text-align: center;">  <p>The diagram shows seven logic gate symbols arranged in two rows. The first row contains NOT (a triangle with a small circle at the tip), AND (a D-shaped symbol), and OR (a symbol with a curved input side and a pointed output side). The second row contains NAND (an AND symbol with a small circle at the output), NOR (an OR symbol with a small circle at the output), XOR (an OR symbol with a double curved input side), and XNOR (an OR symbol with a double curved input side and a small circle at the output). Each symbol is labeled with its name below it.</p> </div> <p>Use logic gates to create electronic circuits (combinational logic).</p> <p>Produce truth tables for given logic circuits and convert a truth table to a Boolean function.</p> <p>Produce a logic circuit to solve a given problem or to implement a given written logic statement, such as "IF (switch A is NOT on) OR (switch B is on AND switch C is NOT on) then alarm, X, sounds".</p> <p>Determine the function performed by a combinational circuit through analysis.</p>

Boolean algebra

Understand the basic theorems and properties of Boolean algebra.

The following list of laws will be assumed:

1. Commutative Laws

a) $A + B = B + A$

b) $A \cdot B = B \cdot A$

2. Associative Laws

a) $A + (B + C) = (A + B) + C$

b) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$

3. Distributive Laws

a) $A \cdot (B + C) = A \cdot B + A \cdot C$

b) $A + B \cdot C = (A + B) \cdot (A + C)$

4. De Morgans Laws

a) $\overline{(A + B)} = \bar{A} \cdot \bar{B}$

b) $\overline{(A \cdot B)} = \bar{A} + \bar{B}$

5. Laws of Absorption

a) $A + A \cdot B = A$

b) $A \cdot (A + B) = A$

6. Double Complement Law

a) $\overline{\bar{A}} = A$

7. Laws of Tautology

a) $A + A = A$

b) $A \cdot A = A$

c) $A + \bar{A} = 1$

d) $A \cdot \bar{A} = 0$

e) $A + 1 = 1$

f) $A \cdot 1 = A$

g) $A + 0 = A$

h) $A \cdot 0 = 0$

Be able to simplify Boolean algebraic expressions by applying Boolean algebra theorems.

Candidates can be asked to prove the laws using truth tables.

<p><i>Karnaugh maps</i></p>	<p>Simplification of two, three or four variable Karnaugh maps.</p> <p>Simplify Boolean algebraic expressions by applying Karnaugh maps.</p> <p>Understand don't care values and use them to simplify Karnaugh maps</p> <p><i>Candidates can be asked to simplify a Karnaugh map using either 1's or 0's.</i></p> <p>The applications which should be considered when applying the above theorems (both Boolean algebra and Karnaugh maps) should include all of, and be limited to, the following:</p> <ol style="list-style-type: none"> 1. Half and full adders; 2. Magnitude comparators; 3. BCD-to-Gray code converters; 4. 7-segment display units (excluding the decimal point). <p><i>Candidates can be asked to design a combinational logic circuit of a half and/or full adder.</i></p> <p><i>Candidates can be asked to design a magnitude comparator given that the numbers being compared do not exceed two bits each.</i></p> <p><i>Candidates should know how to convert from BCD to Gray code and be able to design a circuit which performs such a function.</i></p> <p><i>Candidates can be asked to design a circuit to turn on (a) segment(s) of a seven-segment display, given the segments needed to form the range of numbers that can be represented by the seven-segment display.</i></p>
<p><i>Universality of logic gates.</i></p>	<p>Understand that any logic expression can be implemented using only NAND gates or only NOR gates and no other type of gate. NAND gates alone in the proper combination, can be used to perform each of the basic Boolean operations OR, AND, and NOT.</p> <p><i>Candidates can be asked to design a circuit made up of only NAND or NOR gates.</i></p>

Module 2: Computer Architecture

Objectives

Candidates should be able to:

- Gain a good understanding of all the components making up the computer system.
- Understand the function of the different components making up the system.
- Have a clear understanding of how the different system components are connected together and how they work to give the required output.

Subject Content	Candidates should
<i>Overview of the Organisation of a Computer System</i>	<p>List and describe the main PC components as listed throughout the rest of this module.</p> <p>It should be noted that:</p> <ol style="list-style-type: none"> 1. The assumed computer architecture follows the Von Neumann model; 2. Candidates should be able to explain the main PC components within the Von Neumann model, including connections with Main Memory and I/O Subsystems through the System Bus.
<i>The System Bus</i>	<p>Be able to explain the use and function of the System Bus as a means of communication between components. The following aspects of Buses should be considered:</p> <ol style="list-style-type: none"> 1. Address Bus; 2. Data Bus; 3. Control Bus. <p>The following properties/attributes should be understood:</p> <ol style="list-style-type: none"> 1. Bus size consideration; 2. System clock; 3. Interfacing devices to a common Bus using the method of decoders; 4. Synchronous and Asynchronous data transfer. <p>Be able to give a description of memory read and write cycles.</p> <p><i>Bus size considerations must involve the difference in Bus widths for the Data Bus in comparison to the word length, and for the Address Bus in comparison to the addressable space. Size considerations are not to be specific, but general in terms of the comparisons noted above. Questions should be set with a limit of 16 bits in mind and answers can be submitted in index form.</i></p>

<p><i>Memory</i></p>	<p>Draw the organisation of typical RAM and ROM Memory chips, in terms of:</p> <ol style="list-style-type: none"> 1. Data input and output lines; 2. Address input lines; 3. Write enable line. <p>Describe and explain the characteristics and applications of RAM type memory chips, in terms of:</p> <ol style="list-style-type: none"> 1. Dynamic RAM; 2. Static RAM. <p>Describe and explain the characteristics and applications of ROM type memory chips of the type:</p> <ol style="list-style-type: none"> 1. ROM 2. EPROM 3. PROM 4. EEPROM <p><i>ONE application of each case is expected when comparing different types of ROM.</i></p> <p>Outline the function of Memory Address Map. Outline the connection between the memory and the CPU through the use of address decoders (the function of address decoders is to be explained and can be drawn in any schematic form that conveys the functional meaning of the decoder).</p> <p><i>Applicants may be asked to draw a typical RAM/ROM chip outlining the following components: Chip Select lines; Data Input Lines; Data Output Lines; Control Lines (write/read enable lines); Address Lines.</i></p> <p><i>The Memory Address Map is a general pictorial representation of how RAM is segmented. The Memory Address Map outlines general processes which are to load into memory, also showing static and dynamic allocation of programs and the difference between these types. Applicants should not be asked to quote specific address ranges for this diagram.</i></p>
<p><i>CPU</i></p>	<p>Draw the CPU model and provide an overview of its main components.</p> <p>Read and understand the CPU's instruction set and instruction format pertaining to either RISC or CISC architectures as listed in Appendix A of this document.</p> <p>Provide a brief description of registers including MAR, MDR/MBR, CIR, PC and General-Purpose Registers. Candidates may only be asked to diagrammatically represent interactions between the above-listed registers.</p> <p>Explain the function of the Control Unit and the Arithmetic Logic Unit. <i>Basic knowledge of the function of both units is sufficient.</i></p> <p>List the steps involved in the "fetch", "decode" and "execute" cycles in terms of Buses and Registers used.</p> <p>Explain the use of a stack structure and its role in subroutine transfer.</p>

	<p><i>The instruction set to be followed is that shown in Appendix A of this syllabus. The General-Purpose Registers are limited to the four main ones, i.e. AX, BX, CX and DX. Candidates may be asked to produce a block diagram of processor architecture including the MAR, MDR/MBR, CIR, PC and the Accumulator.</i></p>
<p><i>CPU Registers</i></p>	<p>Explain the purpose and use of special internal registers in the functioning of the CPU including:</p> <ol style="list-style-type: none"> 1. Data registers; 2. Segment registers; 3. Index registers; 4. Stack registers; 5. Control registers; 6. Status/Flag register; 7. Cache (a description of the basic use of cache memory to improve processor performance, including examples of cache usage). <p><i>The discussion of Cache should be limited to Level 1 and Level 2. Comparison of Cache to RAM and Registers should be carried out in terms of access speeds and system performance.</i></p>
<p><i>I/O Peripherals</i></p>	<p>Be able to describe the following aspects:</p> <ol style="list-style-type: none"> 1. USB ports and Flash RAM; 2. Serial data transmission; 3. Synchronous transmission; 4. Asynchronous transmission.

Module 3: Assembly Languages

Objectives

Candidates should be able to:

- Understand the general format of assembly language instructions.
- Distinguish between the different types of instruction groups, instruction formats and the various addressing modes.
- Understand basic assembly language programs, given an instruction set.
- List some assembler functions and tools.

Subject Content	Candidates should:
<i>Assembly Language Instructions</i>	<p>Understand what an instruction set is.</p> <p>Understand the format of an instruction as being made up of opcode and operand.</p> <p>Understand the mnemonic representation of an opcode.</p> <p>Understand the distinction between an instruction and a pseud-directive.</p>
<i>Instruction Groups</i>	<p>Understand the instruction set given in Appendix A which is based on the instruction set of the 8086 processor.</p>
<i>Instruction Formats</i>	<p>Be able to interpret simple programs written in assembly.</p> <p><i>Instruction sets together with relevant descriptions are always to be provided as part of the question. Candidates should be able to interpret fragments of code, but do not need to be able to write code.</i></p>
<i>Registers</i>	<p>Understand the purpose of the general-purpose registers inside the processor, including the AX (Accumulator), BX (Base), CX (Count) and DX (Data) registers.</p> <p><i>In relation to these 16-bit registers, reference should be made to both their 8-bit high and 8-bit low order bytes, e.g. AH AL.</i></p>
<i>Addressing Modes</i>	<p>Understand the following addressing modes:</p> <ol style="list-style-type: none"> 1. Register addressing, e.g. INC AX (increment value of AX by 1); 2. Immediate addressing, e.g. MOV AX, #03H (move value 3 hex into register AX); 3. Direct addressing (also known as memory addressing). This refers directly to a memory address and allows the transfer of data between this memory location and a register, e.g. MOV AX, 0810H (move into the accumulator the contents of memory location 0810H); 4. Indirect addressing, e.g. MOV AX, [BX] (the contents of the BX register is an address and is used to point to the memory location where the data is to be found); 5. Indexed addressing, e.g. MOV CX, [BX + DI] (the value in the base

	<p>index register BX is combined with the number in the destination index register Direct Index or Source Index to provide the address of the number to be loaded into the CX register);</p> <p>6. Understand the meaning of symbolic addressing.</p> <p><i>For the sake of clarity, direct addressing should not use square brackets, not to be confused with indirect addressing. Pseudo-directives are not to be counted as instructions.</i></p>
<p><i>Assembler</i></p>	<p>Understand the assembly process, including the assembling, linking, loading and relocation processes.</p> <p>Understand the purpose of the different types of assemblers, including: cross assemblers, macro assemblers and meta assemblers.</p>

Module 4: Operating Systems**Objectives**

Candidates should be able to:

- Describe different operating systems and their function as well as outline their interaction.
- Develop a basic understanding of how operating systems manage memory and files.
- Understand how the operating system handles input and output operations.

Subject Content	Candidates should:
<i>Types of Operating Systems</i>	<p>Understand the specifics, function and differences of the following types of Operating Systems:</p> <ol style="list-style-type: none"> 1. Batch; 2. On-line; 3. Real-time; 4. Network. <p><i>By "On-line Operating Systems", Operating Systems that would require a working Internet connection to function are meant.</i></p> <p>Understand Process Control Operations (definitions only).</p> <p>Understand the application of Job Control Languages (JCL) and the use of JCL. <i>No coding knowledge is required.</i></p>
<i>Process management States of a process</i>	<p>Understand the states in which a process may be, as follows:</p> <ol style="list-style-type: none"> 1. Run; 2. Wait; 3. Suspend.
<i>Scheduling</i>	<p>Understand how processes can be scheduled, as follows:</p> <ol style="list-style-type: none"> 1. Round Robin 2. Priority
<i>Deadlock</i>	Understand what deadlock is, how it can occur and how to detect and avoid it.
<i>Memory Management</i>	<p>Understand the following memory usage and issues:</p> <ol style="list-style-type: none"> 1. Application of Memory Maps of single and multi-programming environments; 2. Contiguous memory partitioning; 3. Logical vs. physical address spaces; 4. Relocate-ability; 5. Memory fragmentation and compaction; 6. Pages and page frames; 7. Size considerations; 8. Faults Memory store protection (to prevent processes from accessing storage allocated to other jobs).
<i>File management</i>	<p>Understand and use the following issues:</p> <ol style="list-style-type: none"> 1. Management of files as stored physically; 2. Creating and accessing files; 3. Allocation of storage space. <p>Understand the meaning and structure of Blocks in terms of:</p> <ol style="list-style-type: none"> 1. Contiguous; 2. Linked; 3. Indexed.

	<p>Understand the facilities for editing the contents of files.</p> <p>Understand the protection of files and facilities against their unauthorised access, in terms of:</p> <ol style="list-style-type: none"> 1. User ID and password; 2. User Home Directory; 3. File access rights and allocated privileges; 4. File attributes; 5. Hardware failure.
<p><i>Handling of I/O operations</i></p>	<p>Understand I/O Addressing in terms of Memory mapped vs. Isolated/Separated I/O.</p> <p>Understand the concepts of Handshaking of Devices.</p> <p>Understand devices that minimise complexity of I/O operations as follows:</p> <ol style="list-style-type: none"> 1. Interrupt vs. polling; 2. Interrupt handler; 3. System stack; 4. Multiple interrupts and interrupt priorities. <p>Understand the Interrupt mask register.</p>
<p><i>Interrupt Handling</i></p>	<p>Understand interrupts in terms of:</p> <ol style="list-style-type: none"> 1. Providing an overview of interrupt handling; 2. Detecting source of interrupt; 3. Software polling vs. vectored interrupts. <p>Understand Direct Memory Access (DMA).</p> <p><i>Terms to be examined relating to interrupts are Interrupt Service Request (IRQ); Interrupt Service Routine (ISR); Interrupt Register; Interrupt Enable/Disable Register; Software Polling; Vectored Interrupts – including the Vector Table.</i></p>

Module 5: Networking and Communications

Objectives

Candidates should be able to:

- Understand the basics of transmission methods in communication.
- Reason about the concepts behind the data transmission technology.
- Have a clear understanding of protocols, IP addressing properties and differentiate between IPv4 and IPv6.
- Gain a general understanding of the OSI seven-layer protocol.
- Differentiate between LAN and WAN, including an in-depth understanding of the different network topologies in use.
- Understand the implications of a network security breach.
- Gain adequate basic knowledge in the field of data and network hardware security technologies.

Subject Content	Candidates should:
<i>Introduction to Network</i>	<p>Be able to:</p> <ol style="list-style-type: none"> 1. Define the term "computer network"; 2. Understand point to point data communications; 3. Distinguish between simplex, half duplex and full duplex data communications. <p><i>Candidates must be able to define each type of data communication and provide examples in each case.</i></p> <p>Be able to differentiate between serial and parallel data communication and know where each technology may be used.</p> <p><i>Candidates must compare the basic difference(s) between serial and parallel data communication and show where each data communication is more suitable.</i></p>
<i>Introduction to Network Data transmission technology</i>	<p>Be able to differentiate between analogue data communication and digital communication (Diagrams being important to help explain differences), and understand bit rates and data sampling.</p> <p><i>Candidates should know what bit rate and data sampling is and how these two factors affect the quality of data communication when modulating data.</i></p> <p>Understand the use of modems in data communication and what analogue wave modulation and demodulation is as well as the importance of modulation when transmitting data.</p> <p><i>Candidates are also expected to know the difference in wave properties of modulation in terms of amplitude, frequency, phase and pulse.</i></p> <p>Be able to define modulation and know the reason behind wave modulation and how it can increase data speed transmission as well as the effects of baud rate and bandwidth in the speed of data communication.</p> <p><i>Candidates should know the difference between the measures of bit rate and</i></p>

	<p><i>baud rate.</i></p> <p>Understand the importance of data integrity during data communication and the importance of multiplexing and de-multiplexing. Be able to differentiate between time division and frequency division multiplexing (i.e. TDM and FDM).</p> <p><i>Simple questions may be asked to provide diagrams of data transmission using multiplexing. Apart from their definitions, candidates must also be able to explain how to merge multiple data communication on a single line using diagrams, as well as how to reverse the process. Candidates should know the advantages and disadvantages of both TDM and FDM together and the application of each.</i></p>
<p><i>Network Media</i></p>	<p>Be able to compare and contrast between the following network media types:</p> <ol style="list-style-type: none"> 1. Coaxial; 2. Twisted pair (including shielded and unshielded); 3. Fibre optic; 4. Wireless (Satellite, Bluetooth and WIFI). <p><i>Candidates should know the characteristics of the above (e.g. max length, speed, immune or not to Electro-Magnetic Interference) and the ideal situation in which they should be used.</i></p> <p>To define noise and Electro-Magnetic Interference (EMI).</p> <p><i>The candidate should know which types of EMI exist and how one can reduce their presence in data transmission.</i></p>
<p><i>Error Detection and error Correction</i></p>	<p>Be able to name factors which lead to errors in data transmission such as EMI and Noise.</p> <p><i>The candidate should define EMI and noise and how these can be mitigated.</i></p> <p>Understand the use of Parity and Checksum checks as error detection and correction measures designed to protect the integrity of data, during data transfer.</p> <p><i>A polynomial approach to the way CRC works is not required. There is no need to know how to perform a binary division. The candidate should know when and where best to apply each method of error detection.</i></p>

<p><i>IP addressing and Websites</i></p>	<p>Understand the Internet Protocol address (IP address) in terms of:</p> <ol style="list-style-type: none"> 1. What an IP address is; 2. Where IP addressing is used; 3. The need for Public IPs and private IPs; 4. IP security issues; 5. Length and format of both types of IP addresses; 6. The disadvantages of the IPv4 format; 7. The IPv6 packet format (the header part only); 8. The IPv6 addressable space. <p>Understand the difference between IPv4 and IPv6 protocols.</p> <p><i>Candidates should know at least three IPv4/IPv6 format differences (e.g. addressability, routing, security, etc.) and should understand the concept behind creating IPv6 IP addresses.</i></p> <p>Understand what a URL and what DNS is.</p> <p><i>Candidates should understand the uses of the DNS and why DNS is useful (i.e. the advantages of DNS as opposed to direct numeric addressing). Candidates should also understand the process of how a URL is converted to an actual web address.</i></p>
<p><i>IP addressing and Websites Protocols</i></p>	<p>Know what a protocol is and its importance in connecting to different types of network. Tackled Internet protocols should include the following:</p> <ol style="list-style-type: none"> 1. HTTP; 2. HTTPS; 3. FTP; 4. POP3; 5. SMTP; 6. IMAP. <p><i>Candidates are to define what a network protocol is and the importance of network protocols and the area of application of the protocols. Comparing and contrasting these protocols is important. Candidates should also know the advantages and disadvantages of each protocol.</i></p> <p>Understand the OSI seven-layer protocol and define its purpose.</p> <p><i>Candidates should know the basic function of each layer and inversely, name the layer required to perform a particular network communication function.</i></p>

<p><i>Network Topologies</i></p>	<p>Understand the types of network:</p> <ol style="list-style-type: none"> 1. Personal area network (PAN); 2. Local area network (LAN); 3. Metropolitan area network (MAN); 4. Wide area network (WAN). <p><i>Candidates should be able to compare each type of network and have a basic idea of each. Candidates should be able to differentiate the usage between PAN, LAN, MAN and WAN in terms of size and technology. There is no need to know the details of technologies used in such networks.</i></p> <p>Be able to compare and contrast the following network topologies:</p> <ol style="list-style-type: none"> 1. Bus; 2. Star; 3. Ring; 4. Mesh; 5. Point-to-Point. <p><i>Candidates should know what each topology is and how it is structured and be able to produce diagrams explaining, and list advantages and disadvantages of, each topology.</i></p>
<p><i>Data transmission</i></p>	<p>Be able to define what CSMA\CD is as well as what a Token Ring is. Candidates should know why and where these two topologies are used. Understand the differences between CSMA\CD and CSMA\CA.</p> <p><i>Candidates must know how CSMA\CD works in terms of 1-persistent and non-persistent protocols.</i></p> <p>Be able to explain what Datagrams are. Explain simple Datagrams in switching protocols. Understand different types of network switching protocols (i.e. Packet-switching, message-switching, and circuit-switching).</p> <p><i>Candidates should know the difference between each network switching protocol and where each switching protocol is best used. Candidates should be able to provide one example of each protocol.</i></p>
<p><i>Connectivity devices</i></p>	<p>Know the purpose of connectivity devices in networks.</p> <p>Be able to explain when and where the below-mentioned technologies are used in a network. The main characteristics of these connection devices and their application:</p> <ol style="list-style-type: none"> 1. Routers; 2. Gateways; 3. Hubs; 4. Switches; 5. Bridge.

<p><i>Security of Information and Infrastructure</i></p>	<p>Understand what Network Security is and the need to distinguish between both logical (data, information and software) and physical (hardware) security.</p> <p><i>The candidate should know at least two logical and two physical network security measures.</i></p> <p>Understand the importance of security during data communication.</p> <p>Be able to define encryption and distinguish between Public and Private Keys.</p> <p>Understand the use of digital signatures and digital certificates.</p> <p><i>Candidates should only know definitions of keys and certificates and how these can help security in data communication over a network. Candidates must know the process of Signing, Validating and Encrypting a message when using secure sites.</i></p> <p>Data protection (confidentiality, integrity and availability) and software resilience to hacking.</p> <p><i>Apart from protection of data, candidates must also be aware that software needs to be well-tested so that solutions are not hacked, or provide back doors, etc.</i></p> <p>Understand access rights (User Accounts, Groups and Permissions).</p> <p>Understand Firewalls, their use and how they work.</p> <p><i>Internal algorithmic and mathematical functioning details of firewalls are not required.</i></p> <p>Understand physical threats (natural, intentional and unintentional) and countermeasures adopted (Biometrics, Fire Alarms, etc.) to protect network system hardware.</p> <p><i>Candidates should know the most common physical threats to computing resources (both hardware and software) as well as measures adopted in response to these threats.</i></p>
----------------------------------------------------------	---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Module 6: Language Translators**Objectives**

Candidates should be able to:

- Understand the structure of a formal language.
- Define the syntax of a formal language using relevant tools.
- Appreciate the need to define the semantics of a formal language and describe the stages of its compilation.
- Differentiate between various types of language translators.

Subject Content	Candidates should:
<i>Formal languages and syntax definition</i>	<p>Understand:</p> <ol style="list-style-type: none"> 1. The differences between natural and formal languages; 2. The syntax and semantics of a language; 3. The meaning of terminal and non-terminal symbols; <p>Know what goes into the production of specific programming languages.</p> <p>Define syntax using BNF and Syntax Diagrams using circles to denote terminal symbols and rectangles to denote non-terminal symbols.</p> <p>Understand the meaning and use of meta-symbols and variables as follows:</p> <p>::= defined as; < > non-terminal symbol; selection.</p>
<i>The syntax of a formal language</i>	<p>Be able to:</p> <ol style="list-style-type: none"> 1. Use BNF to unambiguously express the syntax of a language; 2. Be able to use parse trees (bottom up / top down) and canonical parsing to check that a statement is syntactically correct according to a set of rules or productions; 3. Be able to use Reverse Polish Notation (RPN) to define arithmetical statements; 4. Use of binary trees and stacks to obtain and evaluate a post-fix (RPN) statement. <p><i>Assessing of Language Translators sub-topics should be done in consideration of the overall process of program translation. Questions therefore should not focus on sub-topics in isolation from the larger picture. Usage of a stack structure is a must for notation conversion from post-fix to in-fix, while tree structures are a must for notation conversion from in-fix to post-fix.</i></p> <p><i>Example: A candidate is asked to perform a tree traversal (post-fix to RPN) after asking the reason behind post-order traversal.</i></p>

<p><i>The semantics of a formal language</i></p>	<p>Understand the need for semantics (meaning) other than syntax (form).</p>
<p><i>The compilation process</i></p>	<p>Understand the stages of compilation, as follows.</p> <p>Lexical analysis:</p> <ol style="list-style-type: none"> 1. removal of redundant text; 2. simple error handling; 3. conversion of lexemes to tokens. <p>Syntax and semantic analysis:</p> <ol style="list-style-type: none"> 1. parsing; 2. symbol table; 3. compile-time error detection and handling. <p>Code optimisation and generation:</p> <ol style="list-style-type: none"> 1. simple techniques to optimise code; 2. translation into object code and linking. <p><i>Questions on stages of compilation should not only include theory but should also include examples. Therefore, it is not enough to have the candidate explain the stage of code optimisation and generation but should be supplemented with an example of code where the candidates actually show how simple code optimisation is done.</i></p>
<p><i>Language translators</i></p>	<p>Understand the differences between assemblers, compilers and interpreters.</p> <p>Know other types of compilers: macro pre-processors, cross-compilers, p-code compilers.</p> <p>Understand virtual machine concepts and just-in-time compilation.</p>

Module 7: Systems Analysis and Design**Objectives**

Candidates should be able to:

- Understand the main principles of systems analysis and design.
- Develop a practical knowledge of the main stages of the systems development life cycle (SDLC), following the Waterfall methodology, including: identification of problem, feasibility study, information processing requirements, analysis, design, implementation, testing and maintenance.
- Analyse a given scenario and apply the SDLC stages resulting in the definition of outcomes from each stage in the form of a milestone report.

Subject Content	Candidates should:
<i>Overview of the System</i>	Understand the main stages of a system life cycle: <ol style="list-style-type: none"> 1. Problem Definition; 2. Feasibility Study; 3. Requirements Elicitation; 4. Analysis; 5. Design; 6. Implementation; 7. Testing; 8. Maintenance; 9. Retirement.
<i>Lifecycle</i>	Understand the Generic Waterfall model.
<i>Identification of the problem</i>	Understand what prompts an organisation to develop a new system: <ol style="list-style-type: none"> 1. Current system may no longer be suitable for its purpose; 2. Technological developments; 3. Current system may be too inflexible or expensive to maintain; 4. New system required to gain a competitive advantage.
<i>Feasibility study</i>	Be able to prepare a study containing the scope and objectives of the proposed system. This study would determine whether it is worth proceeding from a number of aspects, as follows: <ol style="list-style-type: none"> 1. Technical; 2. Operational; 3. Timeliness; 4. Economic; 5. Legal; 6. Social. <p><i>Candidates should be able to describe and reason in the above terms whether or not the project is feasible to develop.</i></p>
<i>Requirements Elicitation</i>	Understand the problem completely both in breadth and in depth in terms of: <ol style="list-style-type: none"> 1. Interviews; 2. Questionnaires; 3. Inspection of documents; 4. Observation (of existing system and work processes); 5. Consideration of the use of "off-the-shelf" solutions and purpose-

	<p>built development.</p> <p>Formulation and evaluation of alternative solutions following the establishment of system requirements.</p> <p><i>Candidates should be able to list ONE advantage and ONE disadvantage whilst evaluating each of the above-listed methods.</i></p>
<p><i>System Analysis</i></p>	<p>Understand and carry out system modelling in terms of:</p> <ol style="list-style-type: none"> 1. Process modelling; 2. Data Flow based modelling (Data Flow Diagrams - DFDs); 3. Use-Case-based modelling (Use-Case Diagrams - UCDs); 4. Class Diagrams; 5. Data processing; 6. Entity Relationship Diagrams (ERDs). <p><i>With the exception of Unified Modelling Language (UML) diagrams, questions relating to the construction of models using the above-listed diagrammatic notations should be restricted to completion of existing models and not include construction from scratch. Questions relating to all the above should not exceed diagram configurations of five (5) nodes. Data Flow Diagrams should not exceed the detail of a Level 1 diagram.</i></p> <p>Understand and use UML diagrams in terms of:</p> <ol style="list-style-type: none"> 1. How can UML help the system analyst model various parts of a software solution? 2. What is a Use-Case Diagram (UCD)? 3. How can a UCD help in determining system requirements? 4. What are Class Diagrams and what is their basic use? <p>Understand the advantages of using UML diagrams.</p> <p><i>Candidates should be able to create a UML and/or DFD diagram for a given scenario (max five (5) classes and/or equivalent processes) and understand and explain a given UML diagram and/or DFD.</i></p> <p><i>The use of the De Marco notation is expected. Please refer to Appendix C for the specific De Marco notation.</i></p> <p>Entity Relationship Models (only basic use) <i>The use of the "Crow's Foot" notation is expected. Please refer to Appendix D for the specific "Crow's Foot" notation.</i></p>
<p><i>System Design</i></p>	<p>Understand top-down and bottom up approaches to system design.</p> <p>Understand specific design aspects in terms of:</p> <ol style="list-style-type: none"> 1. Design of user interface; 2. Menu design; 3. Specification of data employed (data inputs); 4. Organisation of data output; 5. Specification of hardware and software selection; 6. Conversion plan; 7. Testing strategy, test plan, and test data (i.e. test cases design). <p>Understand the use of the following algorithm representation forms:</p>

	<ol style="list-style-type: none"> 1. Hierarchical Input Output Processing (HIPO) chart; 2. Jackson Structured Programming (JSP) method; 3. Decision tables; 4. Flowcharts; 5. Structured text and pseudo-code. <p>Be aware and understand modular design and modular interface concepts.</p> <p><i>Candidates should be able to list THREE advantages of using a modular design.</i></p> <p>Understand the uses of prototyping.</p> <p>Know what goes into preparing software solution documentation.</p>
<i>Coding and Testing</i>	<p>Understand:</p> <ol style="list-style-type: none"> 1. The coding of modules and the documentation of any deviations from the original design. 2. Module development and testing according to set Testing strategy. 3. The preparation of a User Manual. <p>Understand the types of testing strategies as follows:</p> <ol style="list-style-type: none"> 1. Bottom up; 2. Top down.; 3. Black box and White Box; 4. Alpha and Beta testing. <p><i>Candidates should be able to explain each of the testing techniques and identify and explain which would be appropriate in a given scenario.</i></p>
<i>Implementation</i>	<p>Understand the tasks that need to be faced before the changeover is complete, i.e. installing any applicable hardware, training system users and the creation of master files.</p> <p>Know changeover techniques (basic idea behind and comparison of):</p> <ol style="list-style-type: none"> 1. Direct; 2. Parallel; 3. Phased Pilot.
<i>Maintenance</i>	<p>Be aware of the basic fundamental issues of best practices adopted in system analysis, modularity, and documentation generation.</p> <p>Understand the types of maintenance (basic concepts behind and examples) as follows:</p> <ol style="list-style-type: none"> 1. Adaptive; 2. Corrective; 3. Perfective; 4. Predictive. <p><i>In order to exam the candidates' knowledge on this module, it is advised that a business case/scenario is given listing the requirements for a new/improved update to a system. Candidates are then to create a report-like review listing the stages following the Waterfall methodology (or those parts of the methodology depending on the total marks allocated for this question as specified within the question itself) whilst keeping in mind the</i></p>

	<p><i>requirements listed. Any assumption(s) made by candidates need(s) to be stated.</i></p> <p><i>Short theoretical questions may also be listed, however it is advised that such questions be related to the given scenario.</i></p>
--	-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Module 8: Introduction to Data Structures and High-Level Language Programming**Objectives**

Candidates should be able to:

- Identify and describe different programming paradigms including imperative, declarative, functional and object-oriented.
- Have a good understanding of the fundamental concepts of object-oriented programming, including objects and classes, data encapsulation, inheritance and polymorphism.
- Gain a good knowledge of the notions of class, object, attribute and operation.
- Have a good knowledge of the different data types available.
- Identify and have a sound understanding of the relevant programming constructs targeted at problem solving.
- Select and appropriately apply standard algorithms for sorting and searching (to be implemented using pseudo-code or structured text).
- Know how to make use of files as a permanent type of storage mechanism.

Subject Content	Candidates should:
<i>Data Structures</i>	Understand the purpose and applications of the following data structures: <ol style="list-style-type: none"> 1. Arrays; 2. Lists (in the form of Stacks, Queues, Linked-lists and Array or Linear lists); 3. Binary Trees. <p><i>More details regarding these structures are found further down in this module.</i></p>
<i>Arrays</i>	Understand what an array is and its purpose. <p>Be able to write algorithms:</p> <ol style="list-style-type: none"> 1. to create an array; 2. to fill an array with primitive and string type only; 3. to display data from an array.
<i>Pointers</i>	Understand what a pointer is, and what it is used for in conjunction with different data structures. <p><i>Candidates are only expected to describe what the use of a pointer is.</i></p>
<i>Stack</i>	Understand what a Stack is in terms of a LIFO structure. <p>Be able to perform operations on Stack structures, limited to "Pushing" and "Popping" items on a Stack.</p> <p>Be able to write algorithms using pseudo-code for the "Push" and "Pop" operations.</p> <p>Explain the use of a stack in computing.</p>
<i>Queue</i>	Understand what a Queue is in terms of a FIFO structure. <p>Distinguish between a Linear Queue and a Circular Queue.</p>

	<p>Be able to write algorithms in pseudo-code to add and remove an item from both types of Queues.</p> <p>Explain the use of a Queue in computing.</p>
<i>Lists</i>	<p>Understand the difference between a linear (or array lists), linked list, circular linked list and double-linked list.</p> <p>Be able to describe how to add and delete a node from the above-mentioned lists.</p> <p><i>Candidates may be asked to implement the operations on Linear lists using either pseud-code or Java code, but not for linked lists, circular linked lists and double-linked lists.</i></p>
<i>Binary Trees</i>	<p>Be able to construct a binary tree.</p> <p>Be able to add and delete a node from the binary tree.</p> <p>Be able to traverse a binary tree using the following three traversal methods:</p> <ol style="list-style-type: none"> 1. Pre-order traversal; 2. In-order traversal; 3. Post-order traversal. <p>Be able to use a binary tree and an associated traversal method to sort data</p> <p><i>Candidates should NOT be asked to use either pseudo-code or Java code to implement the operations on a binary tree.</i></p>
<i>Static vs Dynamic data structures.</i>	<p>Be able to explain the difference between static and dynamic implementation of data structures, highlighting the advantages and disadvantages of each. Explain how an array may be used to implement a Queue and a Stack structure</p>
<i>Hash table</i>	<p>Understand what a hash table is.</p> <p>Be able to create and update a hash table using a hashing algorithm.</p> <p><i>Candidates can only be asked to use the modulus method to create a hash address.</i></p> <p>Understand the concept of collisions and how they can be resolved.</p> <p>Be able to list the characteristics of a good hashing function.</p>
<i>Searching algorithms</i>	<p>Explain the difference between a binary search and a sequential search, highlighting the advantages and disadvantages of each</p> <p>Be able to write an algorithm to search for an item in a sequential list.</p> <p>Be able to show understanding of the conditions necessary for the use of a binary search.</p> <p>Be able to write a binary search algorithm to search for an item in an ordered list. Understand how the performance of a binary search varies according to the number of data items.</p>

<p><i>Sorting algorithms</i></p>	<p>Be able to write algorithms to implement the bubble, insertion and selection sort.</p> <p>Be able to dry-run an algorithm for the Quick and Merge sort.</p>
<p><i>High Level Languages</i></p>	<p>Understand programming paradigms in terms of:</p> <ol style="list-style-type: none"> 1. Characteristics of each programming paradigm including: imperative, declarative, functional, object-oriented and event-driven programming; 2. Domain relevance of the above-mentioned programming paradigms. <p>Be able to compare between Object-oriented and Imperative Programming in terms of:</p> <ol style="list-style-type: none"> 1. The need for a programming paradigm which models the real world in terms of software reusability; 2. The limitations of imperative programming: variable assignment rather than object manipulation; 3. The object-oriented solution: the use of classes and objects in problem-solving. <p>Understand Object-Oriented Programming Characteristics in terms of:</p> <ol style="list-style-type: none"> 1. Encapsulation (through classes and objects including attributes and operations); 2. Message passing (i.e. operation invocation); 3. Inheritance; 4. Information hiding; 5. Polymorphism.
<p><i>Expressions and data types</i></p>	<p>Understand the following:</p> <ol style="list-style-type: none"> 1. Simple java programs that utilise the keywords print and println; 2. Java style comments; 3. Primitive data types: char, int, double, and Boolean; 4. Operator precedence; 5. Relational operators <, <=, >, >=, ==, != 6. String literals; 7. Expressions composed of primitive data types; 8. Expressions that mix data types.
<p><i>Variables and assignments</i></p>	<p>Understand the following:</p> <ol style="list-style-type: none"> 1. The concept of a variable as a named memory location; 2. Variable declarations and initialisations; 3. Assignment and Java's assignment operators: =, +=, -=, *=, /=, %= 4. The use of a Scanner object for interactive input; 5. The advantages of using final variables; 6. Type compatibility and casting; 7. Pre-increment and post increment (++ x, x++, --x, x--); 8. Shortcuts (x = x + 10 can be shortcut to x += 10).
<p><i>Selection and decision</i></p>	<p>Understand the following:</p> <ol style="list-style-type: none"> 1. Selection as a mechanism for controlling the flow of a program; 2. The if statement, the if-else statement; 3. Switch statement and Nested if-else statements.
<p><i>Repetition/</i></p>	<p>Understand the following:</p>

