Please use this identifier to cite or link to this item:
Full metadata record
DC FieldValueLanguage
dc.contributor.authorSeguna, Clive-
dc.contributor.authorGatt, Edward-
dc.contributor.authorGauci, Jordan Lee-
dc.contributor.authorDe Cataldo, Giacinto-
dc.contributor.authorGrech, Ivan-
dc.contributor.authorCasha, Owen-
dc.identifier.citationSeguna, C., Gatt, E., Gauci, J. L., De Cataldo, G., Grech, I., & Casha, O. (2018). A new FPGA-based controller card for the optimisation of the front-end readout electronics of charged-particle veto detector at ALICE. 2018 New Generation of CAS (NGCAS), Valletta. 45-48.en_GB
dc.description.abstractThe current Charged Particle Veto-detector (CPV) readout system of the ALICE (A Large Ion Collider Experiment) will be upgraded in 2018 for collecting more than 10 nb -1 of Pb-Pb collisions at luminosities of 6×10 27 cm -2 s -1 . The corresponding bandwidth of the detector must be increased by at least a factor of 10 from 4 kHz to a collision rate of 50 kHz for Pb-Pb particle collisions. The design of such a system is a challenging task, therefore various technologies and architecture topologies are being considered and investigated for the optimization of the front-end readout electronics. The upgrade proposed in this work has been tested and verified and preliminary results demonstrate that this work will enable CPV detector to reach interaction rate of at least 50 kHz or more. Optimization strategies include the use of a high-pin count 28 nm low-power FPGA technology for the simultaneous readout of digital signal processors called DiLogic cards, and use of high speed transceiver links at 3.125 Gbps. This paper presents the architecture layout and preliminary performance measurement results for this new design FPGA processor card. This work concludes with recommendations for other future planned updates in hardware schema.en_GB
dc.publisherInstitute of Electrical and Electronics Engineersen_GB
dc.subjectField programmable gate arraysen_GB
dc.subjectLow voltage integrated circuitsen_GB
dc.titleA new FPGA-based controller card for the optimisation of the front-end readout electronics of charged-particle veto detector at ALICEen_GB
dc.rights.holderThe copyright of this work belongs to the author(s)/publisher. The rights of this work are as defined by the appropriate Copyright Legislation or as modified by any successive legislation. Users may access this work and can make use of the information contained in accordance with the Copyright Legislation provided that the author must be properly acknowledged. Further distribution or reproduction in any format is prohibited without the prior permission of the copyright holder.en_GB
dc.bibliographicCitation.conferencename2018 New Generation of CAS (NGCAS)en_GB
dc.bibliographicCitation.conferenceplaceValletta, Malta, 20-23/12/2018.en_GB
Appears in Collections:Scholarly Works - FacICTMN

Items in OAR@UM are protected by copyright, with all rights reserved, unless otherwise indicated.