Please use this identifier to cite or link to this item:
Title: Digital cochlea model implementation using Xilinx XC3S500E Spartan-3E FPGA
Authors: Gambin, Isabel
Grech, Ivan
Casha, Owen
Gatt, Edward
Micallef, Joseph
Keywords: Field programmable gate arrays
Medical electronics
Cochlear implants
Hearing aids
Frequency changers
Issue Date: 2011
Publisher: Institute of Electrical and Electronics Engineers Inc.
Citation: Gambin, I., Grech, I., Casha, O., Gatt, E., & Micallef, J. (2011). Digital cochlea model implementation using Xilinx XC3S500E Spartan-3E FPGA. 17th IEEE International Conference on Electronics, Circuits and Systems, Athens. 946-949.
Abstract: An FPGA-based design of an electronic cochlear model is presented with the target FPGA being the Xilinx XC3S500E from the Spartan-3E family of devices. The design adopted consists of the traditional cascade of 2nd order IIR low-pass filter stages tuned at frequencies following an exponential distribution, covering the human auditory range from 20 Hz to 20 KHz. Filter stages within the implementation employ dual fixed-point arithmetic and make use of the FPGA's dedicated on-board hardware multiplier blocks for their computations. Such an approach for the implementation of the filters' transfer function leads to the use of a time-division multiplexed scheme for the realization of the 24-stage filter chain designed, in view of limited FPGA hardware resources. Furthermore, a design for an ADC interface module using the Spartan-3E Starter Kit Board's analogue capture circuit is presented to feed audio signals to the model.
Appears in Collections:Scholarly Works - FacICTMN

Files in This Item:
File Description SizeFormat 
  Restricted Access
Digital cochlea model implementation using Xilinx XC3S500E Spartan-3E FPGA1.2 MBAdobe PDFView/Open Request a copy

Items in OAR@UM are protected by copyright, with all rights reserved, unless otherwise indicated.