Mr Andre Micallef

Mr Andre Micallef

Mr Andre Micallef

  B.Eng.(Hons)(Melit.),M.Sc.(Melit.)

Assistant Lecturer

Room 318
Engineering Building
University of Malta
Msida
  +356 2340 2388
Andre Micallef is an electrical engineer with expertise in digital/analogue electronic design, product development and audio-visual engineering. Graduated in 2012 with a B.Eng. (Hons) from the University of Malta, he also holds an M.Sc. by Research with distinction from the same university, which gained him considerable experience in high-speed digital design, FPGA systems and manufacturing of electronics systems. During his studies, he also pioneered an innovative industrialisation approach for high-speed camera systems. He currently reading for a PhD in High-speed electronics communications.

Prior to joining the faculty, Andre was involved in various entrepreneurial projects, including setting up and running of companies as well as managing various grants. He also worked on various projects within the industry, amongst which were various patent applications, development of bio-medical products as well as infrastructural control systems. In addition to this, Andre has also gained foremost knowledge in technical management, logistics, and audio-visual design. He's also listed full lighting professional affiliated with the A.L.D.
  • Electronics manufacturing
  • Electronic product design
  • RF design
  • Signal integrity and timing
  • Audiovisual systems
__LecturingPortfolio
Project Involvement

Project: ICECAP (R&I MCST 2020-ongoing) - Principal Investigator
Subject: thermoelectrIc Cooler for elECtronic APlications
Info: €195,000 - Research and Development into compact solid state cooling systems for the
imaging and medical market.

Project: MEMENTO (R&I MCST 2016-2020) - Co-Investigator & Lead developer
Subject: Multi camEra high fraMe ratE syNchronisaTiOn.
Info: €195,000 - Development of high frame rate camera products for the cinematic and
scientific
markets.

Project: RETINA (R&I CVP 2018-2020) – Principal Investigator
Subject : REal Time Image ProcessiNg Algorithms
Info : €20,000 - Development of FPGA IP core modules

Other projects : LIFE 16 IPE MT 008 (Collaborator), NEWEST(Principal Investigator)

---------------------------------------
Selected patents :

Micallef, A, Azzopardi, M.A., “Method and System For Power Optimization For System Of
Thermoelectric Cooling Devices,” US Patent Application No: 17/868,839, Filed 2022-07-20

Azzopardi, M.A., Micallef, A., Fenech, A. “Multilevel Thermoelectric Cooling Stack With
Thermal Guard Rings,” US Patent Application No: 17/868,848, Filed 2022-07-20

https://www.um.edu.mt/_templates/staffprofiles/